JPS6334493B2 - - Google Patents

Info

Publication number
JPS6334493B2
JPS6334493B2 JP58038536A JP3853683A JPS6334493B2 JP S6334493 B2 JPS6334493 B2 JP S6334493B2 JP 58038536 A JP58038536 A JP 58038536A JP 3853683 A JP3853683 A JP 3853683A JP S6334493 B2 JPS6334493 B2 JP S6334493B2
Authority
JP
Japan
Prior art keywords
slave device
slave
switching request
signal
main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58038536A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59163652A (ja
Inventor
Shuichi Ashihara
Hisao Kono
Naoki Aihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58038536A priority Critical patent/JPS59163652A/ja
Publication of JPS59163652A publication Critical patent/JPS59163652A/ja
Publication of JPS6334493B2 publication Critical patent/JPS6334493B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
JP58038536A 1983-03-09 1983-03-09 系切り替え方式 Granted JPS59163652A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58038536A JPS59163652A (ja) 1983-03-09 1983-03-09 系切り替え方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58038536A JPS59163652A (ja) 1983-03-09 1983-03-09 系切り替え方式

Publications (2)

Publication Number Publication Date
JPS59163652A JPS59163652A (ja) 1984-09-14
JPS6334493B2 true JPS6334493B2 (en]) 1988-07-11

Family

ID=12528001

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58038536A Granted JPS59163652A (ja) 1983-03-09 1983-03-09 系切り替え方式

Country Status (1)

Country Link
JP (1) JPS59163652A (en])

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5580162A (en) * 1978-12-13 1980-06-17 Nec Corp Monitor unit

Also Published As

Publication number Publication date
JPS59163652A (ja) 1984-09-14

Similar Documents

Publication Publication Date Title
CN108847879A (zh) 基于总线控制器的双机故障检测及恢复方法
JPS6334493B2 (en])
JPS6347036B2 (en])
JPH0421150Y2 (en])
JP2592676B2 (ja) 系切り替え方式
JPS6214859B2 (en])
JPS638500B2 (en])
JPH04205103A (ja) 二重化システム
JPS63166391A (ja) 先行制御実行管理方式
JPS60134352A (ja) 二重化バス制御装置
JPH079465Y2 (ja) Ｌａｎ用インターフェース
JPS61239743A (ja) 信号伝送方式
JPS61196637A (ja) 通信制御装置の二重化制御方式
JPH0251950A (ja) 電子交換機二重化方式
JPH0372746A (ja) ループ式通信システムにおける障害処理方法および局の接続順序確認方法
JPH05175980A (ja) 系間交絡通信制御方式
JPS59135554A (ja) 計算機システム間通信方式
JPS62125439A (ja) 情報転送装置切替え方式
JPS6095641A (ja) ２重化装置
JPS61126353U (en])
JPS6141248A (ja) ポ−リング方式遠方監視制御装置
JPH0133858B2 (en])
JPH01248899A (ja) 遠隔監視制御方式
JPS59171236A (ja) 伝送装置のバツクアツプ方法
JPS59154563A (ja) マルチプロセサシステム